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Abstract
Memristive devices have the potential for a 
complete renewal of the electron devices 
landscape, including memory, logic and 
sensing applications. This is especially 
true when considering that the memristive 
functionality is not limited to two-terminal 
devices, whose practical realization has 
been demonstrated within a broad range 
of different technologies. For electron 
devices, the memristive functionality 
can be generally attributed to a state 
modification, whose dynamics can 
be engineered to target a specific 
application. In this review paper, 
we show examples of two-terminal 
Resistive RAMs (ReRAM) for 
standalone memory and Field 
Programmable Gate Arrays 
(FPGA) applications. Moreover, 
a Generic Memory Structure 
(GMS) utilizing two ReRAMs for 
3D-FPGA is discussed. In addition, we show that trap charging 
dynamics can explain some of the memristive effects previously 
reported for Schottky-barrier field-effect Si nanowire transistors 
(SB SiNW FETs). Moreover, the SB SiNW FETs do show additional 
memristive functionality due to trap charging at the metal/semicon-
ductor surface. The combination of these two memristive effects 
into multi-terminal MOSFET devices gives rise to new opportuni-
ties for both memory and logic applications as well as new sen-
sors based on the physical mechanism that originate memristance. 
Finally, the multi-terminal memristive devices presented here have 
the potential of a very high integration density, and they are suitable 
for hybrid CMOS co-fabrication with a CMOS-compatible process.
I. Introduction
ery different applications belonging to signal 
processing, memory and sensing are envis-
aged for multi-terminal memristive devices. The 
possibility to build very dense crossbar arrays of two-
terminal memristive devices is often seen as a disruptive 
technology for ultra-dense Resistive RAM (ReRAM) 
or Write at Once Read Many (WORM) non-volatile 
memory storage [1]. In this concern, all the non-volatile 
two-terminal memristive technologies are suitable 
candidates to replace flash memory in the future, given 
their higher density storage per cost. This feature is 
especially interesting because it can be utilized to 
stack non-volatile memory elements in the Back-End-
of-the-Line (BEoL), increasing both density and access 
speed among logic and memory layers. Good examples 
are the recently proposed hybrid semiconductor/
nanowire/molecular (CMOL) integrated circuits [2], as 
well as 3D     ( )Field Programmable Gate Arrays FPGA  archi-
tectures with programmable    ( )Through Silicon Vias TSVs  
[3] (see Fig. 1). Moreover, the ReRAMs can be combined 
V
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in new arrangements, as for instance, in the Generic 
Memory Structure (GMS) that enables faster data path 
with less area in 3D-FPGAs [4]. The two-terminal mem-
ristive crossbars can also be integrated into program-
mable logic array architectures to compute Boolean 
logic functions. The memristive crossbar architecture 
can be exploited to re-program itself. For instance in 
[5], a very dense nanowire crossbar with TiO2 memris-
tive junctions was used to perform logic functions and 
to store the result into another portion of the same 
crossbar. Moreover, memristive switches can be used 
to perform material implication function1 and exploited 
to build latches that use resistance in place of voltage 
or charges as physical state variable [6]. Another 
application that can exploit the memristive functional-
ity is related to the design of Cellular Neural Networks 
[7]. The Hodgkin-Huxley model for the synapse was one 
of the earlier examples reported by Chua and Kang [8] 
of systems that can be modeled with the memristor. 
Recently, the use of two-terminal memristive devices in 
combination with digital to analog converters demon-
strated a way of reproducing the associative memory of 
animals [9]. The modification of the memristive charac-
teristic to environmental conditions can also be utilized 
for different types of sensing. For instance, functional-
ization of nanowires with redox active molecules gives 
rise to the typical memristive pinched hysteresis loop 
[10]. Another example can be the sensing of tempera-
ture with spintronic memristor [11]. The temperature 
change can cause a variation of the domain-wall mobil-
ity that in turns is sensed thanks to a positive feedback 
loop electronics. This type of sensor has been reported 
to be very compact ( m1 2# n  cell size) and to operate 
with very low power.
Multi-terminal memristive devices can be exploited 
by their additional functionality. For instance, the 
amplification of the filament formation in the atomic 
switch [12] is used to improve writing time and to 
reduce power consumption during switching phases. 
Recently, the authors demonstrated the use of three-
terminal memristive Si nanowires for bio-molecule 
detection in dry environment [13]. More specifically, 
in [13] the third terminal is represented by an organic 
functionalization layer that wraps the Si nanowire 
all-around. Another example can be the use of a four-
terminal GAA SB Si nanowire FETs for low current and 
temperature sensing, as demonstrated by the authors 
[14]. Regarding logic/memory applications, the inte-
gration of a three-terminal memristive device real-
ized with Schottky-barrier polysilicon nanowire FETs 
demonstrated the concept of using this devices for 
new logic families and hybrid logic/memory gates [15]. 
For instance in [15], the three-terminal configuration 
can be used to compute basic digital functions, such 
as NAND, NOR and flip-flop by using a precharge-
evaluation phase scheme. Another application for the 
three-terminal SB polysilicon nanowire transistors can 
be the design of a circuit cell reproducing a hysteretical 
negative differential resistance [16]. In thin-polysilicon 
grain SB FETs, the hysteresis can arise from the granu-
larity of the channel.
In Section II an example of fabrication and charac-
terization of bipolar resistive RAM based on Al O2 3 and 
Ta O2 5 is discussed for standalone memory applications. 
Then a Generic Memory Structure (GMS) made of two 
ReRAM devices is presented and discussed for FPGA 
applications (Section III). Another example of ReRAM 
application is given in Section IV. Then, in Section V 
sensing applications for multi-terminal memristive 
SiNW devices are showcased. Finally, in Section VI we 
draw the conclusions.
II. Standalone Memories
A. Introduction
Future deeply scaled circuits will see their perfor-
mances limited by the physical limitations of the 
materials. To keep pushing the performance of com-
putation and the density of storage, the microelec-
tronics industry envisages using more efficient state 
variable than the electronic charge. In this sense, the 
1Here, the material implication is used for a fundamental Boolean logic 
operation on two variables p and q such that pIMPq is equivalent to 
(NOTp)ORq.
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Figure 1. A crossbar architecture with programmable TSVs 
made of ReRAM stacks [3].
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memristor is an attractive candidate for both computa-
tion and memory, thanks to its programmable resistive 
state. When considering the Resistive RAM (ReRAM) 
memories, which can be classified as memristors, 
excellent scalability and programming time can be 
obtained if compared to traditional Flash, which make 
ReRAMs suitable candidates for standalone memory 
applications.
In this section, a ReRAM technology demonstrating 
a Multi-Level (ML) forming-free Pt/TaO /CrO /Cr/Cux y  
crossbars built with low thermal budget C200 °1  is 
discussed. The devices show excellent scalability down 
to . bit/cm2 5 109 2#  with device half-pitch of 100 nm 
with projections of practical storage density of up to 
bit/cm1012 2 at the 10 nm technology node [17].
B. Fabrication
The basic device concept is a ReRAM composed of 
2 metal lines crossing orthogonally and a transition 
metal oxide stack in between (see Fig. 2(a)). Moreover, 
the shape of the Top Electrode (TE) has been fabricated 
such that corners are smoothed (Fig. 2(b)). This feature 
reduces the fringing field intensity at the wire ends, 
thus improving both reliability and scalability of the 
devices. Two different ReRAM (Pt/TaO /CrO /Cr/Cux y  
and Al/TiO /Al2  with the Bottom Electrode/Transition 
Oxide/Top Electrode order) stacks have been built 
and compared in terms of performance. Both stacks 
have forming-free property and as such they do not 
require special forming steps to form the devices. This 
is a considerable advantage for actual implementation 
on chip. Several devices have been built in a passive 
crossbar array fashion as explained in the following 
text. Si bulk wafers are first isolated by depositing 100 
nm thick Al O2 3 with Atomic Layer Deposition (ALD) 
(Fig. 3(a)). Then, PMMA bi-layers are patterned with 
e-beam lithography as lift-off masks for 10 nm/80 nm 
Pt Bottom Electrodes (BE) deposition (Fig. 3(b)). In the 
next step, a second lift-off mask is defined and 15 nm 
TaOx oxide layer (Fig. 3(c)) is deposited by sputtering 
from a Ta O2 5 target with increasing RF power in Ar/O2 
atmosphere (Fig. 3(e)). Finally, 50 nm/100 nm thick Cr/
Cu bi-layers TE are deposited by e-beam evaporation 
(Fig. 3(d)). For Al/TiO /Al2  devices, the Al electrodes 
are deposited with e-beam evaporation while 10 nm 
thick TiO2 is deposited by ALD. In Fig. 4(a) and 4(b) 
SEM images of 100 nm wide BE lines and 64 bit pas-
sive crossbar are shown, respectively. In Fig. 4(c), 
a 3D reconstructed AFM profile is shown. About 250 
individual Pt/TaO /CrO /Crx y  cross-points for area sizes 
varying from 100 nm # 100 nm to m m,1 1#n n  and 64 
bit crossbars with half-pitch varying from 100 nm # 100 
nm to 500 nm # 500 nm are built on the same sample 
following the proposed fabrication steps. In Fig. 5(a) 
and Fig. 5(b), a tilted SEM view, and a 3D reconstructed 
TE
BE
Cr/Cu
Pt
(b)(a)
TaOx
CrOy
Figure 2. (a) 3D cross-point ReRAM concept with fence-like 
TE shape. (b) Lateral cross-section view of Pt/TaO /CrO /x y  
Cr/Cu cross-point ReRAM device. The fence-like TE enables 
better scalability of the cross-point device thanks to a reduc-
tion of the intense electric field distribution at the corners.
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Figure 3. Process Flow. (a) Insulated Si substrate, (b) Pt 
bottom electrode lift-off, (c) TaOx sputtering deposition, (d) TE 
lift-off, and (e) sputtering parameters of TaO ,x  with increasing 
RF power and constant 3sccm/15sccm Ar/O2 flows.
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AFM profile of a cross-point device with fence-like TE 
are shown, respectively.
C. Electrical Characterization
Electrical measurements are carried out with an Agi-
lent B1500 semiconductor device analyzer. Pulse mode 
sweeps with pulses of s500 n  demonstrate forming-free 
Bipolar Resistive Switching (BRS) for Pt/TaO /CrO /Cr/Cux y  
(Fig. 6(a)). The BRS is obtained for a voltage range of 
less than 1 V with pristine ON state in the same range 
of the Low Resistance State (LRS). This is an important 
advantage compared with nonforming-free ReRAM 
devices, because the forming operation requires higher 
voltages. A forming voltage of -3.4 V has indeed been 
necessary for the Al/TiO /Al2  (Fig. 6(b)), that then show 
similar performance as the Pt/TaO /CrO /Cr/Cux y  devices.
D. Discussion
Material characterization has been carried out to under-
stand the pristine ON state of Pt/TaO /CrO /Cr/Cu.x y  
The X-ray diffraction pattern of Fig. 7(a) shows peaks 
from the TE and the Si substrate. The absence of any 
Ta O2 5 or TaO2 peaks indicates that the material is in 
amorphous state, due to the low deposition tempera-
ture. The visible peaks are related to the presence of 
Cu and Cr metal layers on top of the TaO /CrO .x y  The 
Si peak comes from the substrate and it has been uti-
lized for the calibration of the X-ray diffractometer. 
The pristine ON state excludes the conductive fila-
ment mechanism and observing the double logarithmic 
plot of the I-V curve (Fig. 8(a)), quasi-Ohmic regimes 
(c)
200 nm
(a) (b)
200 nm
Figure 4. Top SEM view of: (a) bottom electrode lines, (b) com-
plete 64 bit crossbar array of devices with 100 nm half-pitch, 
and (c) reconstructed 3D image from AFM profile.
500 nm
(a) (b)
FENCEs
Figure 5. Pt/TaO /CrO /Cr/Cux y  cross-point device with 
900 nm # 900 nm cross-point area. (a) Tilted SEM image 
view. Notice the fence-like structures at the edges of the TE 
line. (b) Reconstructed 3D AFM image of the pristine cross-
point device. Average roughness on TE is . nm.42 6.v
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Figure 6. (a) Typical I-V characteristic of the Pt/TaO /CrO /x y  
Cr/Cu ReRAM cell showing resistance ratio of .104  Notice 
very low V . V0 8SET =+  and V V.1RESET =-  After fabrica-
tion the devices are forming-free and in the ON state. 
(b) Typical I-V characteristic of the Al/TiO /Al2  ReRAM cell 
after forming with V V1SET =-  and V . V.0 8RESET =+  Inset 
shows V . V.3 4FORMING =-
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with slopes 1.  are obtained for regions far from the 
SET condition. Typical trap-assisted Space-Charge-
Limited-Conduction (SCLC) is observed close to the 
SET condition. The SCLC conduction is also observed 
for Al/TiO /Al2  devices (Fig. 8(b)) whose slopes indi-
cate a more abrupt distribution of trap density, which 
can be related to the different deposition methods. In 
both devices, the resistive switching mechanism can 
be attributed to Redox reaction linked with the motion 
of oxygen-vacancies [18], [19]. Moreover, structural 
modification is observed from the roughness profile 
of Pt/TaO /CrO /Cr/Cux y  cross-point after 100 cycles. As 
shown in Fig. 9(a) and Fig. 9(b), the Pt/TaO /CrO /Cr/Cux y  
average roughness (Ra) measured above the TE broad-
ens. The Ra changes from a pristine 100 nm variation 
into a 200 nm broad window, indicating structural 
modification by the motion of oxygen vacancies upon 
switching. In addition, XPS-depth analysis (Fig. 7(b)) 
confirms that Ta O2 5 d-  and TaO2 c-  phases are present, 
with more conductive TaO2 c-  close to the Pt BE and 
mixture of TaO2 c-  and CrOy at the Cr/Cu TE that is con-
sistent with the Redox switching mechanism.
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Figure 7. (a) x-ray diffraction pattern on an Si wafer demon-
strating amorphous TaO /CrO .x y  The peaks are related to the 
presence of Cu and Cr metal layers on top of the TaO /CrO .x y  
The Si peak comes from the substrate and it has been utilized 
for the calibration of the x-ray diffractometer. (b) xPS depth 
profile analysis showing the presence of both Cr and Ta in 
oxidized states. Both Ta O2 5 d-  and TaO2 c-  are present, with 
more conductive TaO2 c-  close to the Pt BE and mixture of 
TaO2 c-  and CrOy at the Cr/Cu TE.
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Figure 8. (a) The log(I)-log(V) plot of Pt/TaO /CrO /Cr/Cux y  
shows typical trap-controlled conduction of Space-Charge-
Limited-Conduction (SCLC) before SET. In the SET region, 
the slope is about 25 and it is indication of gradual distribution 
of defects. (b) The log(I)-log(V) plot of the Al/TiO /Al2  shows 
typical trap-controlled conduction of SCLC with quadratic V 
dependence before SET condition, thus following Childs law 
dependence. In the SET region, the slope is about 50, and it 
is indication of an abrupt distribution of defects.
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1) High Density Multi-Valued Crossbars
Several resistance levels of Pt/TaO /CrO /Cr/Cux y  
devices can be programmed. As shown in Fig. 10(a), 
four levels of resistance (encoding 2 bits) are found 
within a 4 orders of magnitude range. A larger 
resistance window of 1 bit is found for Al/TiO /Al2  
devices, which show an LRS around 30X and a High 
Resistance State (HRS) at 1 M X within 2 orders of 
magnitude variation (see Fig. 10(b)). The Al/TiO /Al2  
show stable LRS and HRS in a large VREAD voltage range 
(Fig. 11(a)). The Pt/TaO /CrO /Cr/Cux y  devices dem-
onstrate excellent scalability, as the HRS/LRS ratio 
improves for smaller device sizes (Fig. 11(b)). For 
instance, 2 bit can be written in a Pt/TaO /CrO /Cr/Cux y  
by using shorter SET pulses in order to program 
the cell in one of the stable Intermediate Resistance 
(IR) states. An example of 2 bit storage using LRS, 
HRS and 2 IRs is demonstrated in Fig. 12, each level 
is separated of about one order of magnitude from 
each other for various V .READ  The devices could 
be easily assembled into dense . bit/cm2 5 109 2#  
passive crossbar arrays whose storage density 
improves to bit/cm10 01 2 thanks to ML capability of 
Pt/TaO /CrO /Crx y  ReRAMs.
E. Conclusions
Bipolar Resistive Switching Pt/TaO /CrO /Cr/Cux y  and 
Al/TiO /Al2  devices built with thermal budget C200 °1
have been fabricated and characterized. Very large 
storage density of TaO /CrOx y-based ReRAMs is dem-
onstrated up to bit/cm1010 2 thanks to the excellent 
scalability of the fence-like top electrode lines.
III. Generic Memory Structure (GMS) 
for Non-Volatile FPGAs
A. Introduction
While a lot of research effort targets high den-
sity ReRAM-based standalone memories [20], the 
focus of this work is the usage of ReRAMs for Field-
Programmable Gate Arrays (FPGAs). The reason 
behind this choice is that in reconfigurable logic, up to 
%40  of the area is dedicated to the storage of configura-
tion signals [21]. Traditionally, the configuration data 
is serially loaded in SRAM cells, distributed through-
out the circuit [22]. As a consequence, power up of 
the circuit is limited by the slow serial configuration. 
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Figure 9. Average roughness profiles for TaOx cross-points: 
(a) . nm42 6.v  after fabrication; (b) . nm56 3.v  after 100 
cycles. The broadening is attributed to the structural change 
induced by the motion of oxygen-vacancies upon cycling.
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Figure 10. (a) Cumulative probability of Low Resistance State 
(LRS), Intermediate Resistance state 1 (IR1) and Intermediate 
Resistance state 2 (IR2) and High Resistance State (HRS) for 
Pt/TaO /CrO /Crx y  devices are shown. The LRS, IR1 and IR2 
are obtained by using SET pulses of 2 ms, 1 ms and s500 n  at 
1 V, respectively. The hRS is obtained with a s500 n  RESET 
pulse at -1 V. (b) Cumulative probability of LRS and hRS 
for Al/TiO /Al2  devices are shown. The LRS and the hRS are 
obtained by using SET and RESET pulses of s500 n  at -1 V 
and +1 V, respectively.
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To overpass SRAM volatility and loading time issue, 
Flash NVM have been proposed [23]. Nevertheless, 
the use of an hybrid CMOS-Flash technology results 
in high fabrication costs. Conversely, ReRAMs are fab-
ricated within the Back-End-of-the-Line (BEoL) metal 
lines, moving the configuration memory to the top of 
the chip and reducing the area utilization [24]. Simi-
larly, the ReRAM cells can be utilized in combination 
with Through- Silicon-Via (TSVs), enabling 3-D stacked 
FPGA architectures [3]. In this paper, we propose a 
complete proof of concept of an ReRAM-based Generic 
Memristive Structure (GMS) circuit for FPGAs from 
technology development to architectural evaluation. 
The main idea is to replace the pass-transistors in 
SRAM-based FPGAs by ReRAMs. Hence, the ReRAMs 
store the information in their resistive states and can 
be either used to route signals through low resistive 
paths, or to isolate them by means of high-resistive 
paths. Such a functionality is envisaged either to 
build routing Multiplexers (MUXs) or configuration 
nodes. In order to keep the programming complexity 
in the same range of SRAM-based FPGAs, we propose 
an efficient methodology based on the inherent GMS 
complementary programming. The proposed method-
ology, with GMS-based complementary programming 
has been validated by electrical measurements on a 
fabricated device.
B. BEoL Integration of ReRAMs
As per the previous section, ReRAMs can be fabricated 
within the BEoL processing. Hence, it is possible to fab-
ricate them between two metal layers (e.g. in between 
Metal 1 and Metal 2). Because of the BRS of the ReRAMs 
of this study, depending on the forming polarity, either 
the Metal 1 or the Metal 2 terminal can be utilized as the 
positive electrode of the memory, giving two possible 
configurations (see Fig. 13(a)).
C. Device Description
In the GMS, two ReRAMs are interconnected as 
shown in Fig. 14(a). The positive terminal of the top 
memory is connected to the negative terminal of the 
bottom memory. This arrangement enables comple-
mentary programming of the two ReRAMs compos-
ing a GMS. We call the concurrent programming of 
the GMS a complementary programming operation. 
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Figure 11. (a) LRS and hRS resistance distributions for 
increasing VREAD of the Al/TiO /Al2  cell. The 104 resistance 
ratio is constant over a large range of reading voltage. 
(b) Measured hRS and LRS values for the Pt/TaO /CrO /Crx y  
cell devices with different cross-point area demonstrat-
ing excellent scalability, indicating local switching at the 
nanoscale.
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Figure 12. Resistance distributions for multi-value storages 
vs. increasing VREAD of the Pt/TaO /CrO /Crx y  cell. The hRS, 
IR2, IR1, LRS are encoded in 2 bit.
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A similar programming scheme was previously used 
for low power crossbars [25]. Fig. 14(b) illustrates the 
programming of the top path (i.e. left to right arrow in 
the programming graph shown in Fig. 14(d)). R1 and R2 
are switched simultaneously to ROFF and to RON respec-
tively. This operation is achieved by grounding the 
common right terminal and biasing the left terminal to 
Vth (which corresponds to the SET voltage -Vth for R1 
and to the RESET voltage +Vth for R2). The program-
ming of the bottom path (see Fig. 14(c)) is obtained by 
inverting the Vth and the Gnd (which corresponds to 
the RESET voltage for R1 and to the SET voltage for R2). 
In addition to speed up the programming operation, 
due to the complementary scheme, only two voltages 
are needed (Gnd and Vth).
The complementary programming operation has been 
validated by electrical measurements, while the MUX per-
formances have been extracted by electrical simulations. 
Fig. 15 depicts the resistance values of R1 and R2 of a GMS-
based MUX21. Resistances are read at V . V.0 1READ =+
After a preliminary forming step, R1 and R2 are set 
to R .ON  The devices are then read for 10 cycles, show-
ing a stable non-volatile resistance. Hence R1 and R2 are 
switched using the complementary programming opera-
tion presented in the previous section. During the first 
writing operation SET and RESET events are induced on 
R2 and R ,1  respectively (see Fig. 14(c)) by applying a volt-
age pulse for s.500 n  After reading the resistance values 
for another 10 cycles, again validating the non-volatility of 
the resistance states, a second complementary switching 
operation is performed as depicted in Fig. 6-b. Now the 
resistance states of R1 and R2 are complementary switch-
ing, as seen in the reading sequence of Fig. 15. As can be 
noticed the resistance values of R1 and R2 do not exactly 
match. This is due to the different ReRAM geometries and 
to the large variability of the cells utilized for the demon-
strator. Nevertheless, improved variability of one order 
of magnitude has been demonstrated for ReRAM proto-
types fabricated with industrial methods [26].
D. GMS Memory Node
In this section, we present an elementary circuit used to 
move most of the configuration part of reprogrammable 
Metal 1
+
+
ReRAM Stack
M1
M2
Gnd
TE
BE
Metal 2
(a)
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Metal 2 Metal 1
ReRAM
ReRAM
Figure 13. Cross sectional schematic showing the integra-
tion of a ReRAM integrated between the M1 and M2 inter-
connection levels in the back-end-of-line. (a) The bottom 
electrode is thus directly connected to a MOSFET selector 
(bottom) forming a 1-Transistor 1-Resistor (1T1R) memory 
node. (b) ReRAM polarity selection by physical design.
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Figure 14. GMS complementary programming. (a) Two 
BRS resistive RAMs are in series connected after forming. 
(b) When Vth is applied, R1 switches ON, while R2 switches 
OFF. (c) When Vth-  is applied, R1 switches OFF, while R2 
switches ON. (d) Graph representation of the complementary 
switching operation.
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circuits to the back-end, reducing their impact on front-
end occupancy. Such a memory node is dedicated to 
drive LUT inputs. The memory node is based on a unique 
GMS node and provides intrinsically the retained infor-
mation as a voltage level. Furthermore, it shall allow a 
layout efficient line sharing.
1) Overall Structure
The basic memory node is presented in Fig. 16(c). The 
circuit consists of 2 ReRAMs connected in a voltage 
divider configuration between 2 fixed voltage lines 
(LA and LB). The memories are used in a complemen-
tary manner, in order to improve reliability. Reliabil-
ity is required as far as the output is not restored by 
an inverter for compactness purpose. The output is 
designed to place a fixed voltage on a conventional stan-
dard cell input. Read operations are intrinsic with the 
structure, while programming is an external operation 
to perform on the cell.
2) Read Operation
A voltage divider is used in this topology to intrinsically 
realize the conversion from a bit of data stored in the 
variable resistance to voltage level. Fig. 16(b) presents a 
configuration example where the node stores a 1. Volt-
age lines LA and LB are respectively connected to Vss 
and Vdd. For the sake of example, consider that the 
resistive memory R1, connected to the Vdd line, is con-
figured to the low resistivity state. The other memory 
R ,2  connected to Vss, is in the high resistivity state. As 
a consequence, a voltage divider is configured and the 
output node is charged close to the voltage of the branch 
with a high conductivity. The logic levels depend on RON 
and ROFF as in the following relations.
It is also worth noticing that in continuous read 
operation, a current will be established through the 
resistors. This leads to a passive current consumption 
through the structure based on the following relation.
This static current can be reduced by the choice of a 
memory technology like Cu/TiO /Pt2  (Table 1) maximiz-
ing the ROFF value.
3) Write Operation
Fig. 16(c) presents the programming phase of the node. 
First, the lines LA and LB are disconnected from the 
power lines and connected to the programming sig-
nals. The programming signals are chosen according 
to the GMS programming scheme. Fig. 17 presents the 
programming circuits required to program an array of 
GMS-based configuration memories. To provide individ-
ual access, each GMS has its own selection transistor. 
Thus, the different lines can be shared in a standalone-
memory-type architecture, yielding an efficient layout 
strategy. The different modes and programming signals 
are selected by line-driving multiplexers.
E. Conclusions
This section introduced a novel design, called GMS, 
based on resistive memories, designed to replace tradi-
tional routing resources in reconfigurable logic circuits. 
Resistive RAM memories combined into a comple-
mentary switching GMS cells were used to reduce the 
footprint and to improve the electrical performances 
of the data path. The GMS cell can also be used to 
replace standalone memories, leading to more compact 
LUTs and steering logic, due to the BEoL integration of 
ReRAMs.
Thanks to ReRAMs, the area and the delay are 
reduced by 7% and 58% respectively due to the com-
pactness and the low on-resistance of ReRAMs.
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Figure 16. GMS complementary programming: (a) Two in-
series connected BRS RAMs forming a voltage divider between 
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IV. Resistive Programmable TSVs
In this section, Back-End-of-the-Line technology 
for 3D interconnects is addressed, as the intercon-
nect delay is a limiting factor of semiconductor sys-
tem integration. In this respect, there is a steadily 
increasing interest in three-dimensional (3D) wafer/
chip stacking solutions utilizing Through Silicon Vias 
(TSVs) [27] as well as in reconfigurable intercon-
nect fabrics. The discussed BEoL demonstrate the 
co-integration of TSVs with ReRAM stacks, offer-
ing a new path for re-programmable 3D chip rout-
ing. Moreover, the authors report on several device 
schemes that show different write/erase voltage 
windows, suggesting a new way for programmable 
3D chip interconnects. The fabrication and charac-
terization of titanium dioxide (TiO )2 -based resistive 
RAM (ReRAM) co-integration with m380 n -height Cu 
Through Silicon Via (TSV) arrays for programmable 
3D interconnects is discussed. Non-volatile resistive 
switching of Pt/TiO /Pt2  thin films are first character-
ized with resistance ratio up to 5 orders of magni-
tude. Then co-integration of Pt/TiO /Pt2  or Pt/TiO2 
memory cells on m140 n  and m60 n  diameter Cu 
TSV are fabricated. Repeatable non-volatile bipolar 
switching of the ReRAM cells are demonstrated for 
different structures.
A. Fabrication
1) Planar ReRAM Devices
First, high resistivity p-type (N atoms/cm )10A 15 2.  
bulk-Si wafers are prepared by nm500  thermal oxida-
tion in H O2  atmosphere. Then the deposition of the 
resistive switching materials is performed by sputtering 
of Pt/TiO /Pt2  layers with 270 nm/80 nm/270 nm thick-
nesses. A conceptual picture is shown in Figure 18(a). 
The top electrode area of m100 n  by m100 n  squares 
were patterned by standard lithography and etched by 
ion milling technique. The etching step reveal the bot-
tom Pt electrode, which can be now accessed for electri-
cal measurements.
2) TSV Devices
The resistive switching materials were integrated with 
TSVs producing two different devices:
 ■ m140 n  TSV diameter in m380 n  thick wafer, using 
Pt/TiO /Pt2  memory stack
 ■ m60 n  TSV diameter in m380 n  thick wafer, using 
Cu/TiO /Pt2  memory stack. The relatively thin 
wafer is needed due to TSV aspect ratio limitation.
The TSVs are fabricated using the same process in 
both cases. A standard optical lithography is used to 
define the TSV openings. The lithographic step is fol-
lowed by through wafer etch, RCA wafer cleaning and 
thermal oxidation in water atmosphere to grow a m3 n  
thick oxide. A nm750  thick Cu layer is sputtered on the 
backside of the wafer and the TSVs are filled using Cu 
electroplating. At this step the seed layer remains on 
the back of the wafer and the TSV create a positive 
topography on the front side.
3) TSV with Pt/TiO /Pt2  ReRAM
For the first type of devices, once the TSVs are fabri-
cated the front side of the wafer is processed with 
Chemical Mechanical Polishing (CMP) technique to form 
a flat surface. The Pt/TiO /Pt2  stack is sputtered with 
layer thicknesses nm/ nm/ nm270 80 270  accordingly. A 
concept picture of the fabricated structure can be seen 
in Figure 18(b).
Table 1. 
Obtained ReRAM electrical parameters for the different devices.
Device SET RESET HRS LRS HRS/LRS Reading 
Planar Pt/TiO /Pt2 . V1 8+ . V1 3- MΩ10 Ω10 105 V1+
TSV— Pt/TiO /Pt2 .0 6 V+ . V0 5- MΩ2 Ω666 3003 . V0 2+
TSV— Cu/TiO /Pt2 . V4 2- V5+ MΩ500 Ω5 105 V1+
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Figure 17. Complementary switching operation for the Re -
RAM-based GMS.
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4) TSV with Cu/TiO /Pt2  ReRAM 
For the second type of devices the wafer is polished 
using CMP on both sides to remove the seed layer and 
to planarize the surfaces. The Cu was then cleaned 
using an NH :H SO4 2 4 etching solution at room temper-
ature for 10 minutes. Then the wafer was loaded into 
a vacuumed sputtering chamber and a TiO /Pt2  layer 
was deposited with thicknesses of nm80  and nm270  
respectively. The Cu of the TSV is acting as the bot-
tom electrode of the ReRAM (see Figure 18(c)). Equiva-
lent electrical schematics and the photograph of the 
devices in a cleaved substrate are shown in Figure 19(a) 
and 19(b), respectively.
B. Electrical Characterization
Electrical measurements were carried out with an 
HP4156A semiconductor parameter analyzer and cas-
cade probe station in dark conditions. For electrical 
contacts, standard tungsten needles with m15 n  apex 
diameter were placed on the top electrode area very 
softly, since a dependence of the switching with needle 
pressure has been observed, similarly to the observa-
tion of local pressure modulated conductance with 
AFM tips [28]. Then double I – V DC sweeps have been 
used to investigate the resistive switching behavior. In 
all the cases, bipolar switching mechanism with differ-
ent write/erase window and resistance states has been 
observed. The measured electrical parameters are sum-
marized in Table 1.
C. Planar ReRAM Devices
First the planar Pt/TiO /Pt2  are characterized and 
it showed stable and repeatable bipolar switching 
behavior between Ω10  and MΩ1  read or measured at 
Pt
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Figure 18. (a) Concept image of planar ReRAM made of 
Pt/TiO /Pt2  stack. (b) Concept image of the ReRAM-TSV 
using Pt/TiO /Pt2  programmable fuse. (c) Concept image of 
the ReRAM-TSV using Cu/TiO /Pt2  programmable fuse.
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Figure 19. (a) Equivalent electrical schematic of the TSV 
with ReRAM memory elements (denoted by the switch and 
the “ideal” memory element M). (b) Reconstructed 3D pho-
tograph of the TSV Cu/TiO /Pt2-  device stack. The die is 
cleaved to reveal the TSV and the ReRAM stack deposited 
on top.
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V1+  (see Figure 20(a)). Originally the devices are in the 
high resistance state (HRS). By sweeping from negative 
to positive voltages the devices hold the HRS until a 
SET transition to a low resistance state (LRS) occurs at 
. V1 8+  After the SET event, the voltage sweep continues 
until V2+  and then move backward toward negative 
voltage region. When . V1 3-  is reached, the device is 
RESET to the original HRS state. An HRS to LRS ratio of 
about 5 orders of magnitude is read at . V.0 5+
D. TSV—Pt/TiO /Pt2  Devices
Next, TSV—Pt/TiO /Pt2  with the same layer thicknesses 
are measured, showing resistance switching below V1!  
(see Figure 20(b)). This voltage reduction is attributed 
to a larger surface roughness of the films deposited on 
the TSVs, which would lead to a denser electric field at 
the hillocks as well as to surface states acting as dop-
ants for the TiO2 [29]. Similar to the planar ReRAM case, 
the devices are originally in the HRS, and bipolar resis-
tive switching is obtained. Nevertheless, the SET condi-
tion is found to be only . V,0 6+  while the RESET voltage 
is measured at . V.0 5-  Using a reading voltage of . V,0 2+  
an HRS of MΩ2  and an LRS of Ω,666  with resistance 
ratio of 3000 are measured.
E. TSV—Cu/TiO /Pt2  Devices
Since the programming voltages also depend on the 
current density that can flow into the switching element, 
a different approach that limits the current flux is 
investigated. As the electrode material influences the 
Schottky barrier contact with the TiO2 layer [30], [31], 
that is a n-type semiconductor, an alternative device 
is obtained by depositing TiO2 and Pt directly on top 
of the Cu TSV.–  Thus, thanks to a larger Schottky bar-
rier height at the Cu TiO– 2 interface, a larger program-
ming window is obtained (Figure 20(c)). The SET and 
RESET voltage positions are now reversed with respect 
to the other devices, as the Cu has been used as the 
top electrode. An HRS of MΩ500  and LRS of kΩ5  are 
read at V.1+
F. Conclusion
In this study, Pt/TiO /Pt2  obtained by standard sput-
tering techniques on oxidized Si wafers showed stable 
bipolar resistive switching without the need of a forming 
step and with LRS to HRS resistance ratio up to 5 orders 
of magnitude. The device is successfully integrated on 
top of m140 n  and m60 n  TSV arrays either in the full 
Pt/TiO /Pt2  stack or using the Cu as the top electrode, 
demonstrating different write/erase voltage windows. 
The co-integration of ReRAM stacks with TSVs is envis-
aged as a new and compact solution for programmable/
reconfigurable 3D chip interconnects.
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Figure 20. (a) Resistive switching through I V-  sweeps for 
planar Pt/TiO /Pt.2  (b) Resistive switching through I V-  sweeps 
using TSV Pt/TiO /Pt2-  programmable fuse. (c) Resistive 
switching through I V-  sweeps using TSV Cu/TiO /Pt– 2  pro-
grammable fuse.
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V. Sensing
A. Temperature Sensing with 
Ambipolar Si Nanowire Transistors
This section reports on the fabrication and char-
acterization of a pA current and temperature sens-
ing device with ultra-low power consumption based 
on a Schottky barrier silicon nanowire transistor. 
Thermionic and trap-assisted tunneling current 
conduction mechanisms are identified and dis-
cussed on the base of the device sensitivity upon 
current and temperature biasing. In particular, 
very low current sensing properties are confirmed 
also with previously reported polysilicon-channel 
nanowire Schottky barrier transistors demonstrat-
ing that these devices are suitable for temperature 
and current sensing applications. Moreover, the pro-
cess flow compatibility for both sensing and logic 
applications makes these devices suitable for het-
erogeneous integration. In this work we extend the 
application of Si nanowires to temperature sensing. 
A range of device operation conditions are inves-
tigated, showing how an ambipolar device can be 
used for different applications, the only requirement 
being the biasing condition.
B. Device Description
The device scheme consists of a suspended Si nanow-
ire having NiSi silicide source/drain junctions with 
2 parallel polysilicon gates having gate-all-around 
(GAA) configuration on an SOI substrate. Typical Si 
nanowire with drop-like cross-section shape has an 
average diameter of nm.100  More details can be found 
in [14].
C. Device Fabrication
The process flow is based on a previously reported 
technique utilized for the fabrication of vertically-
stacked Si nanowire FET arrays [32]. Here a deep 
reactive ion etching technique is adapted to form a 
single suspended Si ribbon over the buried oxide. A 
sacrificial oxidation is performed to reduce the cross-
section down to a 100 nm. Then a nm20  dry oxidation 
is performed followed by a nm500  polysilicon layer 
deposited by low pressure chemical vapor deposi-
tion. Contact regions are etched in a low temperature 
oxide passivation layer. Then a nm50  Ni nm10+  Al bi-
layer is evaporated and annealed to form a silicide/
Si mid-gap Schottky junction. The Al is used as a cap 
layer to prevent Ni oxidation during the silicidation 
step and to provide a good interface with final metal-
lization. Finally, m1 n  thick Al is patterned for electri-
cal characterizations.
D. I-V Dependence
For Schottky barrier FETs, Ids can be described by the 
sum of a tunneling Itunnel and a thermionic-emission Ith 
component [33]:
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where AC is the contact area of the source to channel 
junction, F the electric field across the Schottky barrier, 
*A  the Richardson’s constant, h the Planck’s constant, 
m the electron rest mass, q the elementary electron 
charge, Beffz  the effective Schottky barrier height, T the 
temperature, Va the applied voltage across the Schottky 
junction, k the Boltzmann’s constant.
1) Temperature Dependence 
The Ids-Vgs dependence with T is mainly attributed to 
the I ,th  however T also influences the Itunnel since hot-
ter carriers pass through a narrower Schottky barrier, 
leading to an increasing current level [33]. The IOFF 
current is increasing exponentially with temperature 
and, as suggested by Eq. 2, its main contribution is a 
thermionic emission component. A different behavior 
has been observed for the ION current. Increasing the 
temperature makes the ION current to decrease until the 
temperature reaches °C55  and then it rise exponentially 
with linear increase of T. At lower temperatures tun-
neling and trap-assisted tunneling are more important 
than thermionic emission. Rising T up to C°70  makes 
the charges trapped into the gate oxide to un-trap, 
reducing the Itunnel component. A different behavior 
is observed for the ION currents for C T C.° °70 115# #  
In this range, the ION exponentially increases with 
T. This effect is evidence of two main current com-
ponents, for which the ION changes from a tunneling 
to a thermionic emission dominated regime. A set of 
I Vds ds-  curves (Fig. 21(a)) taken at different tempera-
tures at constant V mV100ds =  and V V5bg =  are used 
to extrapolate the Arrhenius plot shown in Fig. 22(a). 
The constant V V5bg =  is used to set the device opera-
tion more favorable for electron conductance at low 
Vgs. Constant subthreshold swings mV/dec110.  are 
observed independently from the temperature (see 
Fig. 21(b)). Low negative Vgs voltages ranging from 
V1-  to V0  show an almost linear slope with inverse 
of temperature and can be correlated to a thermionic-
emission regime. However, for this Vgs range the 
current level is on the order of fAs, which is compa-
rable to the background noise, and it cannot be used 
to extrapolate the Schottky barrier height. Another 
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distinct regime is observed for . V Vgs . V,0 3 0 5# #- -  
for which the slopes are greatly affected by tunneling. 
This regime shows a dominant tunneling component 
for the two lowest temperatures. Finally, an exponen-
tial dependence with T is observed again for V V0gs $  
with the exception of the lower temperature. All these 
regimes demonstrate that the current in our device is 
mainly thermionic for T C°70$  and that the tunnel-
ing contribution is trap assisted. The slopes from the 
Arrhenius plot are then used to extract the effective 
Schottky barrier height Beffz  with the activation energy 
Ea method. As shown in inset A of Fig. 22(b), an average 
effective barrier height E meV450 5a !.  is found over a 
large range of V . V.0 2gs $  However, these values cannot 
be taken as Schottky barrier height since in this regime 
the device has both tunneling and thermionic compo-
nents. As suggested by Svensson et al. [34], a better 
evaluation of the Schottky barrier height can be taken 
at the maximum of Ea for low current levels. As shown 
in the inset B of Fig. 22(b), this maximum corresponds 
to V . V0 45gs =-  and gives a meV,525Beffz =  confirming 
the mid-gap Schottky barrier height.
2) Current Sensing
Current biasing the devices with a constant Ids current 
makes the device to behave as a pseudo-inverter config-
uration with hysteretic transfer function. Thanks to the 
ambipolarity, the V Vout in-  curves shift linearly with the 
applied current bias. For instance in Fig. 23(a), low pA 
current levels can be either read from the high-to-low 
or the low-to-high transition voltage with sensitivities 
of mV/pA.17  A similar biasing scheme for polysilicon 
nanowires has been previously characterized by the 
authors show a similar trend. In Fig. 23(b), forward and 
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reverse threshold voltages for currents between 100 fA 
and 500 fA show a linear increase with current.
3) Temperature Sensing
Upon application of increasing temperature of opera-
tion, the hysteresis window observed in pseudo-
inverter biasing scheme shrinks. The crystalline Si 
nanowire Schottky barrier FET shows different sensi-
tivities at different temperature regimes, depending on 
which mechanism dominates the conductance. Since 
the hysteresis is attributed to the storage of charges in 
either gate oxide and/or at the Schottky barrier junc-
tions [35], an increased hysteresis window is expected 
for the lowest temperatures. The highest sensitivity of 
mV/ C°40  is found in the T range around C°40  at which 
the trap tunneling mechanisms dominates. For tempera-
tures higher than °C55  the sensitivity tends to saturate 
according to the dominance of thermionic current con-
tribution, leading to lower sensitivity of mV/ C.°10  In 
Fig. 23(c) the hysteresis window shrink for increasing T 
when C T °C°70 100# #  is shown.
E. Bio-Sensing with Memristive 
Ambipolar Si Nanowires
1) Introduction
Recently, there has been an increasing interest in nano-
bio-sensing applications, due to possibility for minimal 
invasive, real-time monitoring for preventive treatments 
and therapy personalization [37]. In particular, one-
dimensional silicon nanowires are good candidates for 
sensing devices due to their very large surface-to-volume 
ratio and quantum properties [38]. However, the sens-
ing with nanowires is only exploited by the ion-sensitive 
field-effect-transistor paradigm [39]. Due to the nanoscale 
of the fabricated geometries [40], the recent discovery 
in solid-state devices of the memristive effect has been 
source of renewed research efforts in applications for 
high-density memory device [1]. The physical phenom-
ena governing the memristive behavior are attributed to 
the change of an internal state variable, which modifies 
the conductance in a non-volatile manner [8]. As reported 
by Duan et al., memory devices are possible also with 
molecule-gated nanowire transistors by using redox 
active molecules [10]. In this section, we report the first 
evidence of unexpected new insights for a novel molecu-
lar sensing in dry conditions based on nanofabricated 
memristors functionalized with bio-molecular thin films.
F. Device Nano-Fabrication
The fabrication method utilizes some of the steps that 
were previously reported [35] for memristive Schottky-
barrier silicon nanowire field-effect-transistors. The 
process starts from low resistivity Silicon-On-Insulator 
substrates, with . m1 5 n  device layer and m3 n  SiO2 insulat-
ing layer. After standard lithography, the silicon nanowire 
is carved anchored at the top of two silicon pillars. Then, 
(b)
Dev 1
Dev 2
Dev 3
Dev 4
Dev 5
Dev 6
1
Ibias x100 (fA)
V m
a
x 
R
ev
er
se
 (V
)
V m
a
x 
Fo
rw
ar
d 
(V
)
Ibias x100 (fA)
2 3 4 5 1 2 3 4 5
Dev 1
Dev 2
Dev 3
Dev 4
Dev 5
Dev 6
3.5
3
2.5
2
1.5
1
0.5
0
1.4
1.2
1
0.8
0.6
0.4
0.2
0
-0.5 0 0.5 1-1
(c)
T from 70 °C
to 100 °C in
15 °C Steps
Vin (V)
V o
u
t (V
)
2
1.5
1
0.5
0
2.5
-1 -0.5 0
(a)
5 pA
Vin (V)
20 pA
50 pA
Ids from 5 pA to 50 pA
V o
u
t (V
)
0.5 1
2
1.5
1
0.5
0
Figure 23. (a) Measured input-output transfer characteris-
tics of a hysteretic inverter based on a single Si nanowire FET 
with low current bias, showing current-dependent thresholds. 
(b) Forward and reverse threshold voltages for polysilicon 
Schottky barrier FETs under constant current biasing from 
100 fA up to 500 fA (adapted from ref. [36]). (c) The hysteresis 
window shrinks with increasing temperature. Within this T 
range, the temperature sensitivity of mV/ C°10  is related with 
the thermionic current regime.
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Ni is deposited on top of the pillars with overlap on the 
outer portions of the silicon nanowire. Hence, an anneal-
ing step at °C450  in a horizontal wall furnace forms NiSi 
contacts. Figure 24(a) shows a nano-fabricated memris-
tive silicon nanowire with NiSi contacts.
G. Biomolecule Self-Assembly
The silicon nanowire surface was derivatised with 
3-glycidoxypropyltrimethoxysilane GPTS [41] and func-
tionalized by covalent attachment of anti-rabbit poly-
clonal antibodies (AB) [42]. Antigen (rabbit antibodies, 
AG) interact with the functionalized wire as depicted in 
Figure 24(b).
H. Results and Discussion
Electrical measurements are carried out in a shielded probe 
station connected with HP4615C Semiconductor Param-
eter Analyzer and in dark, to avoid any photo-generated 
currents. Before functionalization with the AB layer, I Vds ds-  
curves taken for forward and backward sweep do show a 
typical memristive behavior (see Figure 25(a)), where the 
current minima always occur for V V;0ds =  consistently 
with previously reported measurements [35] on non-
functionalized devices. Conversely, functionalized silicon 
nanowires show different positions of the current minima 
for backward or forward regimes. This effect is observed 
after drying from: (a) de-ionized H O2  solution and (b) 5 pM 
AG solution. The I Vds ds-  curve before AG up-take shows 
an hysteresis (curve (1) in Figure 25(b)) due to charge trap-
ping mechanisms at the Schottky junctions. The binding 
of an AG with the functionalized wire is responsible for a 
modification of the hysteresis (curve (2) in Figure 25(b)), 
in particular to a reduction of the current minimum gap 
between forward and backward Vds sweeps. Coherently, 
the up-take of increasing amounts of AG (in the pM range) 
results on a further diminishing of this gap.
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Figure 24. (a) Suspended functionalized silicon nanowire with NiSi extremities. Scale bar is m.4 n  (b) Concept model.
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Figure 25. I Vds ds-  curves: (a) before functionalization with AB bio-layer. A typical memristive hysteresis is observed, with no 
VdsD  gap between Ids minima in forward and backward regimes; (b) the blue curve (1) is measured after drying the sample from 
de-ionized water. The red curve (2) is measured after dipping in 5 pM AG solution and drying.
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VI. Conclusions
Several applications of two-terminals and multi-terminal 
memristive devices are discussed. Specifically, fabrication 
of resistive RAM memories have been presented for their 
potential for standalone memories. The resistive RAM can 
also be exploited for increased FPGA functionality, such 
as lookup tables, datapath routing. In here we propose the 
use of a generic memory structure to replace the pass-
transistor in SRAM-based FPGAs. Another application 
envisages the use of ReRAM on top of Through Silicon Via 
for fully-3D programmable interconnects. A low thermal 
budget fabrication scheme of resistive programmable TSV 
has been developed and discussed. In the last sections of 
this work, three-terminal memristive SiNW devices are 
exploited for sensing physical and biological quantities. 
Moreover, an innovative device exploiting the hysteresis 
of functionalized Si nanowires is a first-time approach for 
bio-sensing in a controlled dry environment.
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